Skip to main content alibris logo

Impact of Dynamic Voltage Scaling on Nano-Scale Circuit Optimization

by ,

Write The First Customer Review
Impact of Dynamic Voltage Scaling on Nano-Scale Circuit Optimization - Esquit, Carlos, and Hu, Jiang
Filter Results
Item Condition
Seller Rating
Other Options
Change Currency
Browse related Subjects
+ Browse All Subjects

Circuit designers perform optimization procedures targeting speed and power. Gate sizing can be applied to optimize for speed, while Dual-VT and Dynamic Voltage Scaling (DVS) can be applied to optimize for leakage and dynamic power, respectively. Both gate sizing and Dual-VT are design-time techniques applied to the circuit at a fixed voltage. DVS is a run-time technique and implies that the circuit will be operating at a different voltage than that used during optimization at design-time. After some analysis, the risk of ...

loading
Impact of Dynamic Voltage Scaling on Nano-Scale Circuit Optimization 2012, LAP Lambert Academic Publishing, Saarbrucken

ISBN-13: 9783846584545

Trade paperback