Skip to main content

Save £15 | Limited-Time Offer. Get the code »

alibris logo

Advanced Hdl Synthesis and Soc Prototyping: Rtl Design Using Verilog

by

Write The First Customer Review
Advanced Hdl Synthesis and Soc Prototyping: Rtl Design Using Verilog - Taraate, Vaibbhav
Filter Results
Item Condition
Seller Rating
Other Options
Change Currency
+ Add to Wishlist
Browse related Subjects
+ Browse All Subjects

Explains SOC architecture and micro-architecture design with case studies Covers practical scenarios and issues, helpful to both students and professionals Discusses systems design and testing scenarios using modern FPGAs

loading
Advanced Hdl Synthesis and Soc Prototyping: Rtl Design Using Verilog 2019, Springer, Singapore

ISBN-13: 9789811087752

2019 edition

Hardcover